

Roll No: _____

MCA(Integrated)
(SEM II) THEORY EXAMINATION 2021-22
COMPUTER ORGANIZATION

Time: 3 Hours

Total Marks: 70

Note: Attempt all Sections. If require any missing data; then choose suitably.

1. Attempt all questions in brief. SECTION A **2x7 = 14**

- | | |
|----|---|
| a. | Explain the difference between clock cycle and clock frequency. |
| b. | Explain about Arithmetic and Logic Unit |
| c. | What is bus arbitration? |
| d. | Define RISC. |
| e. | Discuss the principle operation of micro programmed control unit. |
| f. | What is the need for DMA transfer? |
| g. | Define HIT and MISS ratio in memory with an example? |

2. Attempt any three of the following: SECTION B **7x3 = 21**

- | | |
|----|---|
| a. | With a general block diagram, explain the functions of the processor registers. |
| b. | Discuss various techniques used for Modes of Transfer? |
| c. | Draw the flowchart for Booth multiplication algorithm. And multiply, $(-16) \times (-21)$ using Booth's algorithms. |
| d. | Differentiate synchronous and asynchronous communication? |
| e. | Explain 2D and 2-1/2 D organizations with their merits and demerits. |

3. Attempt any one part of the following: SECTION C **7x1 = 7**

- | | |
|----|---|
| a. | What is bus arbitration problem? Explain the four schemes for bus master and slave. |
| b. | Design 4-bit combinational circuit using 4 full adders. |

4. Attempt any one part of the following: **7x1 = 7**

- | | |
|----|--|
| a. | Explain Micro instruction Format in detail. |
| b. | Explain about address sequencing in control memory with neat diagrams? |

5. Attempt any one part of the following: **7x1 = 7**

- | | |
|----|---|
| a. | Sketch the internal organization of CPU out with its functionalities and block diagram. |
| b. | What do you mean instruction cycle? How is instruction executed? Explain the interrupt cycle with an example. |

6. Attempt any one part of the following: **7x1 = 7**

- | | |
|----|---|
| a. | Describe the Input-output subsystem organization and interfacing. |
| b. | Give the block diagram of DMA controller? Why are the read and write control lines in a DMA controller bidirectional? Under what condition and for what purpose they are used as inputs? Under what conditions and for what purpose are they used as outputs? |

7. Attempt any one part of the following: **7x1 = 7**

- | | |
|----|---|
| a. | What are the different mapping schemes deployed in virtual memory and explain? |
| b. | A digital computer has a memory unit of $64K \times 16$ and a cache memory of 1K words. the cache memory uses direct mapping with a block size of four words. <ol style="list-style-type: none"> How many bits are there in the tag, index, block and word field of the address format? How many blocks cache can accommodate? How many bits are there in each word of the cache? Include a valid bit. |